-
Recent Posts
Archives
- June 2016 (1)
- December 2014 (1)
- June 2014 (1)
- March 2013 (1)
- February 2013 (1)
- November 2012 (1)
- October 2012 (1)
- September 2012 (2)
- August 2012 (3)
- July 2012 (7)
- June 2012 (2)
- May 2012 (5)
- April 2012 (4)
- March 2012 (2)
- February 2012 (5)
- January 2012 (5)
- December 2011 (5)
- November 2011 (2)
- October 2011 (6)
- September 2011 (9)
- August 2011 (3)
- July 2011 (2)
- June 2011 (2)
- May 2011 (11)
- April 2011 (9)
- March 2011 (7)
- February 2011 (4)
- January 2011 (1)
Categories (non-disjoint!)
- Games (11)
- Hardware (13)
- Programming (92)
- Higher-level C (5)
- Project 6014 (5)
- Simulation (6)
- Rants (13)
- Reflections (9)
- Reviews (1)
- Science (21)
- Math (8)
- Uncategorized (1)
Tag Archives: verilog
A computing machine
As mentioned previously, I’ve been trying my hand at Verilog — a language for designing electronic circuits. This post discusses the next project I attempted: a Central Processing Unit. Magic of computation A CPU is the part of a computer … Continue reading
Learning Verilog
Over my summer break I learned Verilog. Verilog is a hardware description language: it’s a kind of programming language in which, instead of providing a sequence of instructions for updating a computer’s state, or composing an expression that evaluates a … Continue reading
EJRH 